February 28, 2017 Matt Proud Comments Off on Taking a closer look at Rambus’ 56 Gbps multi-protocol SerDes PHY Rambus recently announced the launch of its 56G Multi-protocol SerDes (MPS) PHY developed ...
Also bundled with PCie Gen 5 controller reduces costs and risks Lowest latency in market ; Ultra low latency FEC and SERDES combo ; Provides sub 10ns combined latency ; Best in Class BER ; Support VSR ...
Extoll’s SerDes architecture is based ... the PHY has been configured to support 64G/56G ... Rambus CXL 2.0 Controller with AXI is a parameterizable Compute Express Link (CXL) controller Soft IP ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback