Our VHDL/SV model, in contrast, was organized around state modules: the pc, the register file, and the memory were all separate modules with data input and output buses and control inputs; a master ...